

An Analog Spiking Neural Network Model with **Binary-weighted current DAC and Comparator**

ChaeYeon Shin and ByungDo Yang

Department of Semiconductor Engineering, Chungbuk National University

Introduction

The Spiking neural networks (SNN) techniques have drawn attention during many studies in neuromorphic systems that mimic the biological mechanisms of neurons and synapses in the human brain. The Spikebased neural network technology has the advantage of low power consumption by operating based on launched spike events. It is currently expanded to silicon CMOS circuit implementation technology and is high-efficiency widely used implementing in neuromorphic semiconductors.



Architecture



Results

The measurement results of the implemented 6-bit DAC satisfy a resolution of 5 bits.





Proposed analog spiking neural network model

The model consists of N pre-spikes and M post-spikes. In each synapse, the V_{MFM} of the neuron is reduced with a current proportional to the weight, which is compared to the reference voltage.





Proposed synapse circuit

The Synapse circuit receives pre-spikes from other neurons, generating currents proportional to the weights and reducing membrane voltages. It stores the weights as digital values to fine-tune the weights to implement circuits similar to the behavior of real synapses. The proposed synapse circuit improves area efficiency by replacing large capacitors used in existing synapses with binaryweighted current DAC. The parasitic capacitor that generates the error is reduced by adding a pre-charge switch.

This chip proposes an analog SNN circuit using binary-weighted current DACs and comparators. The proposed synapse circuit achieves stable and high resolution and reduces the area by replacing a capacitor with binaryweighted current DAC. In addition, the proposed neuron circuit consists of a comparator that uses input signals as clocks instead of analog amplifiers, which can reduce power by up to 85%.

Acknowledgement

Conclusions

The chip fabrication and EDA tool were supported by the IC Design Education Center(IDEC), Korea.

